In this paper we present a general-purpose discrete correlation processor ͑DCP͒ expected to be the building core block of a digital optical computing system. The DCP-1 is embodied by optoelectronic devices such as a VCSEL and a complementary metal-oxide silicon photodetector. The application targets of the DCP-1 are optical interconnection and various types of digital optical computing. It is expected that digital optical computing techniques coupled with the optoelectronic technology will provide large capability and flexibility in information processing. Introduction of a processing scheme of optical array logic enlarges the applicable field of the DCP-1 as well as its processing capability. With the experimental DCP-1 a bit error rate smaller than 10 Ϫ9 was obtained for A ⅐ B operation under a 500-kHz clock rate.
Introduction
Digital optical computing is a promising technological field, owing to the excellent features of light for information processing, e.g., large parallelism, high-speed, and large communication capability. Smart-pixel technology, 1 in which integration of semiconductor electronic circuits and optical inputoutput ports is positively applied, is one of the important technical foundations for digital optical computing. Great progress in smart-pixel research enables us to design various kinds of optoelectronic devices with ultrawide communication bandwidths. To show the smart-pixel applications, various demonstration systems have been presented, for example, sorting systems, 2 optical backplanes, 3 network routers, 4 and so on. Because of the steady increase in integration density and operation frequency of very large scale integration ͑VLSI͒ chips, smart-pixel technology seems to be effective for ultra-high-speed optical interconnection systems.
From the viewpoint of optical application, the current optical interconnection demonstrators use optical properties for simple data links only; thus they do not make the best use of the unique features of light. Therefore there is the question of whether such optical data links will retain their advantage over electronic counterparts when wafer-scale integration and the stacked structure of thinned VLSI chips 5 become accessible. To explore the utility of the optical technologies, sophisticated applications should be considered.
Motivated by the above findings, we study an advanced form of optical interconnection based on optoelectronic hybrid technologies. The essential idea of the architecture is effective use of optical computing techniques in the optoelectronic hybrid system. Not only simple data transfer but also parallel operations over the image data are achieved by the architecture. The core part of the architecture is a discrete correlating processor ͑DCP͒, which is one of the most fundamental operations in digital optical computing.
To provide an example of the DCP, we constructed an experimental processor, DCP-1, with VCSEL's and complementary metal-oxide silicon photodetectors ͑CMOS-PD's͒. To our knowledge, the DCP-1 is the first demonstrator of optical-intensive digital optical computing embodied by optoelectronic devices. As a concrete scheme for logic implementation, optical array logic ͑OAL͒ is adopted on the DCP-1. With the help of OAL, 6 the system consisting of the DCP-1 can execute a wide range of applications including image processing, 7-9 numerical processing, 10 database management, 11 etc.
In this paper, the concept of the DCP is presented and the experimental results obtained by the DCP-1 are described to show the feasibility of the digital optical computing embodied by optoelectronic devices. In Section 2 the architecture of the DCP is explained, and in Section 3 two types of DCP-1 with different configurations are described. In Section 4, experimental results obtained by the experimental DCP-1's are presented and their performance is evaluated.
Architecture
The fundamental operation performed by the DCP is discrete correlation. Discrete correlation is defined as follows:
where f and g are the input and the output images and k is a correlation kernel that determines the contents of the operation. Illustrative explanation of discrete correlation is shown in Fig. 1 . Discrete correlation is an essential and commonly used operation in various digital optical computing techniques. As presented by many researchers, discrete correlation coupled with a spatial coding technique enables us to achieve flexible operations on two-dimensional images. 12, 13 In the spatial coding technique a single image or multiple target images are converted into a spatially coded image f according to a predefined coding rule. A logical or arithmetic operation is configured by the contents of the correlation kernel k and the coding rule. A noncoded technique for optical computing has been presented. 14 This technique has the potential to achieve optical logic with simple optical components. However, the technique seems difficult to implement practically, owing to a lack of high-speed image display devices and to difficulty in image alignment. On the basis of what we know about current optoelectronic technology, some optoelectronic devices such as VCSEL data should be used for high-speed processing, in which the spatial coding process is not necessarily a troublesome task. In addition, the spatial coding technique can minimize difficulty in alignment, because coded patterns to be overlapped are located neighboring positions. Therefore we adopt the spatial coding scheme in our architecture.
As an example of a spatially coded scheme, OAL is explained. Figure 2 shows a schematic diagram of OAL. A pair of binary images are converted into a coded image according to the spatial coding rule. Original images with N ϫ N pixels are expanded to a coded image with 2N ϫ 2N pixels by the encoding. Then discrete correlation is applied to the coded image with an operation kernel, which is identical to the correlation kernel. The pattern of the operation kernel specifies the logical operation. The correlated image is sampled pixel by pixel, and the signal is inverted to obtain the output image. For arbitrary logical operation, OR operation must be executed for a set of sampled images produced by different operation kernels. Figure 3 shows a block diagram of the DCP architecture. The system is composed of three blocks: image emitter, optical correlator, and image detector. For the image emitter an array of point sources, e.g., a VCSEL array, is used. The optical correlator performs discrete correlation with various optical setups. As the image detector, a high-speed semiconductor array sensor can be used. Since all the operations in the DCP are executed in parallel, the degree of parallelism directly affects the processing performance. Therefore scalability of the performance in space and time is an important feature of the architecture.
The DCP can be applied to various application fields: simple optical interconnection, parallel processing based on a spatial coding technique, and computing-oriented optical interconnection. 15, 16 Centering a core processor based on the DCP, we can construct an optoelectronic hybrid computing system effectively.
DCP-1: Optoelectronic Embodiment
As examples of the DCP, two experimental systems were constructed. One is a static kernel system ͑type A͒, and the other is a dynamic kernel system ͑type B͒. Figure 4 shows their optical setups. As the image emitter, an 8 ϫ 8 VCSEL array ͑Gigalase, Micro Optical Devices; emitting wavelength, 850 nm; pixel pitch, 250 m͒ was used. The VCSEL's were driven by the driver supplied by the United States-Japan Joint Optoelectronics Project ͑JOP͒, whose maximum operation speed is estimated by SPICE simulation to be greater than 100 MHz. The swing of the driving current is controlled by bias voltage V bias and modulation voltage V ss . For the optical correlator, a 4-f Fourier transform configuration was adopted with a computergenerated hologram ͑CGH͒ filter specifying the correlation kernel. The correlated image was detected by a CMOS-PD array with 4 ϫ 4 pixels ͑supplied by JOP͒. The maximum operation speed of the detector is 15 MHz for 100 W of incident light. The pixel pitch and the photosensitive areas are 250 m ϫ 250 m and 110 m ϫ 110 m, respectively. The photosignal is amplified and binarized by a series of two comparators in the receiver circuit. The threshold signal level can be controlled by two external voltages, V t1 and V t2 , which are threshold voltages to the first and the second comparators. Because the pixel pitches of the VCSEL array and the CMOS-PD array are identical, the magnification ratio of the optical system f 2 ͞f 1 must be set as 0.5 to satisfy the sampling condition of the OAL scheme.
The difference between two types of DCP-1 is the method of CGH embodiment. Although the performance of recent spatial light modulators ͑SLM's͒ has increased notably, there is no candidate for the CGH filter that can control the wave front of light signals at the high speed rate with high optical efficiency and contrast ratio. As an alternative solution, two kinds of prototype were considered for the different application targets. In general, static filters can be realized by optical passive devices, which provide fast operation speed in exchange for processing flexibility. Dynamic filters are attractive for flexibility and applicability. However, their optical transmission is relatively low, and the setup time for changing the filter patterns is too slow compared with the transmission bit rate of the optical signals. The optical component devices used in both types of DCP-1 are summarized in Table 1 . The lenses in the optical systems are common for convenience of changing the configurations.
The CGH filter for the type A system is embodied by a binary phase-only filter etched on a SiO 2 substrate. The filter pattern is exposed by a laser beam writer 17 onto photoresist ͑Model AZ1500, Hoechst Industry Ltd.͒ spin-coated on a SiO 2 substrate. After the development the pattern is etched by ionized CF 4 gas. In the type B system the filter pattern is directly displayed on a ferroelectric liquid crystal-(FLC-) SLM ͑SLM Developer Kit, Displaytech͒ with binary amplitude modulation. The resolution and the pixel pitch of the FLC-SLM are 256 ϫ 256 and 15 m, respectively. The contrast ratio of the displayed image is 100:1 ͑zero order at 633 nm͒, and the maximum operation speed is 2.5 kHz at 25°C. A practical problem of the VCSEL array is its large divergence angle, typically Ϯ15°, which causes optical loss, owing to the small aperture size of the lenses and the SLM. To converge the beam into the aperture of the FLC-SLM, 3.84-mm 2 , we use a planar microlens ͑PML͒ array ͑Model PML-FW0250S0096S-NC, Micro-Opt͒. The pitch of the lenslets is identical to that of the VCSEL array ͑250 m͒, and the focal length is 720 m at 850 nm.
To design the CGH filters, we used a method based on the Gerchberg-Saxton algorithm. 18, 19 The basic procedure of the algorithm is iteration of a sequence of Fourier and inverse-Fourier transformations under constraints to obtain the target intensity profile of the point-spread function. In our design the following parameters were used: the pixel pitch of VCSEL array ␦, the number of VCSEL's N ϫ N, the pixel pitch of the filter ⌬, the wavelength of the VCSEL's , and the focal length of the second lens f 2 shown in Fig. 4 . Figure 5 shows the reconstructed image of the CGH filter, which is identical to the pattern of the correlation kernel. When an image is displayed at the VCSEL array, its correlated image is obtained at the position of the Ϫ1st diffraction. For full interconnection between all pixels in the input image the size of the correlation kernel is 2N Ϫ 1. The minimum value of f 2 is given by the condition that the 0th diffraction image of the VCSEL array and the correlated image by the Ϫ1st diffraction do not overlap. Considering the parameters ␦ ϭ 250 m, ϭ 850 nm, ⌬ ϭ 15 m ͑SLM͒, and N ϭ 8, we determine that f 2 is 80 mm; so the margin between the two images is 133.3 m.
Experimental Results
To evaluate the performance of the constructed DCP-1's, we observed several characteristics including the optical efficiency of the CGH filter, the maximum frequency of electric and optical signals, and the speed of logical operation. Figure 6 shows the electric and the optical signals observed in the experimental system. The waveforms of the function generator ͑Model 33120A, Hewlett Packard͒, the VCSEL driver, and the optical output detected by the avalanche photodetector module ͑Model S5331-01; Hamamatu Photonics; bandwidth 100 MHz͒ are depicted for several operation speeds. For the VCSEL driver, V bias and V ss were set to 4.95 and 6.1 V, respectively. The optical intensity was 22 W ͑measured by an optical power meter͒, and the contrast ratio between the ON and the OFF states of the VCSEL was more than 100:1. As seen from the results, the driver circuit functions at least up to 8 MHz.
Optical efficiency is an important factor for determining the operation frequency of the optoelectronic system. Table 2 shows the measured optical efficiencies to verify the effect of the PML array. With the PML array the divergence angle of the emitting beam from the VCSEL is reduced to ؎0.9°from ؎15°s o that the optical efficiency is improved to be 13.75% ͑4.3 times the case without the PML array͒. The main reason for the remaining optical loss is the mismatch between the divergence angle of the VCSEL and the field angle of the PML.
We reconstructed several CGH filters in the type A and type B systems to observe the diffraction efficiency and the quality of the output images. We designed a CGH filter to execute an operation A Q B, whose fan-out number is 2. The pixel size and the pattern size were the same in both systems, which were 15 m ϫ15 m and 256 ϫ 256 pixels, respectively. Observed diffraction efficiencies of the CGH filters were 37.14% ͑type A͒ and 5.2% ͑type B͒. The reason for low diffraction efficiency of type B is that the SLM is operated by amplitude modulation. Figure 7 shows experimental results of the correlation. The average diameters of the type A and type B reconstructed spots were 60 and 115 m, which were smaller than the detector area, 120 m ϫ 120 m. The differences between the theoretical and the experimental correlation patterns in Fig. 7 were caused by a malfunction of the VCSEL drivers.
On the type A system we measured bit error rate ͑BER͒ of operations A ⅐ B and A Q B for pseudorandom sequences of input signals. The BER is defined as the ratio of the number of logical errors to the total number of pairs of input bit signals. Since operation A ⅐ B is achieved by an operation kernel with a single point pattern, we can implement it by a simple imaging system with lateral translation so that no CGH filter is inserted and so that the system shows the maximum performance. In the measurement the 10 9 -bit-long pseudorandom sequences were generated by a personal computer ͑PC͒, and the optical outputs were stored in the memory of the PC to calculate the BER. On the experimental system no error occurred in the measurement of logical operation A ⅐ B under 500 kHz, which was restricted by the maximum speed of the PC's input-output. Therefore we concluded the BER was smaller than 10 Ϫ9 under 500 kHz. For the operation A Q B the BER was 10 Ϫ5 at 25 kHz for the 10
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-bit-long pseudorandom sequence. Degradation of the contrast ratio of the correlation image and the optical efficiency of the system forced us to reduce the operation speed. In the type B system the CMOS-PD could not detect the logical results, because the light intensity was too weak for the CMOS photodetectors ͑but was sufficient for the CCD camera for observing the correlation images͒. The reasons for detection failure are assumed to be the mismatch between the designed specification of the peak operating wavelength of the SLM, 680 nm, and the emission wavelength of the VCSEL's, 850 nm, as well as the low diffraction efficiency of the SLM caused by amplitude modulation.
Conclusions
In this paper we have presented a discrete correlation processor ͑DCP͒ as a building core block of a digital optical computing system. On the basis of state-ofthe-art optoelectronic technologies, two types of system ͑DCP-1͒ were constructed. We adopted an OAL scheme on the DCP-1 and successfully confirmed the achievement of optical logic operations. For the DCP-1 with a static kernel, the experimental results show that the maximum frequency of the electric circuit is 8 MHz and that the BER is smaller than 10 Ϫ9 for a logical operation at 500 kHz. The maximum speed is restricted by the response time of the photodetector. Because the response time is heavily affected by the incident optical power, improvement of the optical power efficiency is a critical issue for future development.
